Clocks

P. 13
............................ 499 13.6 Real Time Clock Registers................................................................................. 501 13.6.1 I/O Register Address Map .................

P. 19
the features required for high performance, high clock frequency systems including: ? burst transfers ? split transactions ? single cycle bus master handover ? non-tristate implementation ? 32 bit bus width ? the clock frequency of the AHB can set by software up to 65MHz 5

P. 9
DESCRIPTION At the core of the SY89531L clock synthesizer is a precision PLL driven by 14MHz to 18MHz series resonant crystal. For users who wish to supply a TTL or LVPECL clock input, please use the SY89536L

P. 24
SYMBOL CONDITIONS MIN TYP MAX UNITS Serial-Clock Frequency fSCL Guaranteed by SCL pulse-width low and high 0 400 kHz Bus Free Time Between STOP and START Conditions tBUF 1.3 Fs Hold Time (Repeated) START Condition tHD,STA 0

P. 13
Clock tree 1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz. 2. To have an ADC conversion time of 1 ìs, APB2 must be at 14 MHz or 28 MHz