By compressing the control information needed for controlling the
blocks in NAND flash memory chips and by adapting to the table
management technology based on virtual memory systems, we
have succeeded in developing a single chip that supports the next
generation of flash memory chips that have address spaces of
16Gb per chip.
