{{product.productLabel}} {{product.model}}
{{#if product.featureValues}}{{product.productPrice.formattedPrice}} {{#if product.productPrice.priceType === "PRICE_RANGE" }} - {{product.productPrice.formattedPriceMax}} {{/if}}
{{#each product.specData:i}}
{{name}}: {{value}}
{{#i!=(product.specData.length-1)}}
{{/end}}
{{/each}}
{{{product.idpText}}}
{{product.productLabel}} {{product.model}}
{{#if product.featureValues}}{{product.productPrice.formattedPrice}} {{#if product.productPrice.priceType === "PRICE_RANGE" }} - {{product.productPrice.formattedPriceMax}} {{/if}}
{{#each product.specData:i}}
{{name}}: {{value}}
{{#i!=(product.specData.length-1)}}
{{/end}}
{{/each}}
{{{product.idpText}}}
... ). The device supports selection of one input from IN1/
2/3 in addition to IN0.
Digital processing and interfaces
- 192-tap per-channel programmable FIR equalizer for channel equalization
- 12-bit
Texas Instruments
... specifications
- Model: OPA2333 (dual, zero‑drift)
- Channels: 2
- Supply: 1.8–5.5 V
- Vos (max, 25 °C): 10 µV
- Offset drift (typ): 0.02 µV/°C
- Iq per channel
Texas Instruments
... a two-output LVCMOS clock buffer featuring ultra-low additive jitter and support for a 1. 2 V to 1.8 V VDD power rail. Housed in an ultra-small 8-pin TDFN ( 2 mm x 2 mm) package, the device targets tight ...
Atmel
... SuperSpeed signal reach up to 16 m and to support combined US B 2.0/USB 3. 2 operation up to 5 m when necessary. The device performs auto-adaptive equalization, reference-less CDR (clock-data ...
Atmel
... up to 8192 times. For the absolute position of a two- channel nonius system, a resolution of up to 22 bit can be achieved. Input and output of the GC-NIP are designed for 3.3V interfaces. The IC comprises six instrumentation ...
the best suppliers